State-of-the-art digital fractional-N PLLs intended for modern wireless systems make use of high-resolution and high-linearity time-to-digital converters (TDCs) in order to meet the stringent integral phase noise requirements [1, 2] . Those high-performance TDCs complicate the synthesizer design and dissipate large part of the power budget, leading to poor jitter-power compromise. This paper introduces a fractional-N PLL based on a 1b TDC, achieving jitter of 560fs rms (from 3kHz to 30MHz) at 4.5mW power consumption, even in the worst-case of fractional spur falling within the PLL bandwidth. The circuit synthesizes frequencies between 2.92 and 4.05GHz with 70Hz resolution.
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State-of-the-art digital fractional-N PLLs intended for modern wireless systems make use of high-resolution and high-linearity time-to-digital converters (TDCs) in order to meet the stringent integral phase noise requirements [1, 2] . Those high-performance TDCs complicate the synthesizer design and dissipate large part of the power budget, leading to poor jitter-power compromise. This paper introduces a fractional-N PLL based on a 1b TDC, achieving jitter of 560fs rms (from 3kHz to 30MHz) at 4.5mW power consumption, even in the worst-case of fractional spur falling within the PLL bandwidth. The circuit synthesizes frequencies between 2.92 and 4.05GHz with 70Hz resolution. The TDC is a single D-flip-flop, which in the following will be referred to as the bang-bang phase detector (PD). Bang-bang PDs are never used in ΔΣ fractional-N PLLs for wireless systems, because they act as hard limiters on the timing error between reference and divider output and their nonlinearity would be responsible for the huge undesirable spurs and noise at the output. In an attempt to resolve this issue, the synthesizer in [3] includes the bang-bang PD in a loop with the ΔΣ modulator, but this results into a type-I PLL with poor phase noise. Moreover, the coarse quantization of the time error provided by a bang-bang PD does not allow to cancel the ΔΣ noise at the TDC output as in [2] or [4] . In order to design a low-noise bang-bang fractional-N PLL, we have implemented the divider as the cascade of an integer-N divider and a 10b controllable delay stage. In this way, the deterministic quantization error of the ΔΣ modulator is reduced below random noise. Theoretical analysis shows that if random noise at bang-bang PD input dominates, the average of the PD output is linearly related to the timing error [5] . This property both avoids noise folding and in-band spectral regrowth, which are typical properties of nonlinear detectors, and allows applying the adaptive cancellation techniques of quantization noise, similar to the ones presented in [4] . The undesirable dependence of the bang-bang PD gain on input jitter is eliminated by an automatic bandwidth regulation system, which sets the loop-bandwidth-to-reference-frequency ratio independent of practical PVT variations of jitter and other analog parameters in the loop. , is modeled as an integrator with gain equal to T dco (i.e., the DCO period). In the proposed fractional divider, the ΔΣ quantization error q[k] is converted into delay by the 10b controllable delay stage, which is modeled as a block with gain t g . The correct unwrapped ramp at the output is obtained if t g is equal to T dco . The unavoidable analog inaccuracies of t g are corrected by multiplying q[k] by g = T dco /t g . The digital correlator in Fig.  5 .1.1 estimates the correct gain g in the background. The proposed delay stage allows reducing the peak-to-peak time quantization error from T dco to 2 -10 t g . Taking into account the longest T dco of 345ps at 2.9GHz, a 10b controllable delay is sufficient to get a resolution of about 340fs. Compared to conventional digital PLLs, a high-resolution controllable delay, i.e., a digital/time converter (DTC), is used in place of a high-resolution TDC. This choice leads to easier design and better jitter-power compromise.
A low-power 10b controllable delay with sufficient linearity is realized by segmenting its conversion characteristic, as shown in Fig. 5.1.3 . The MSB a 0 [k] of the delay control selects either phase P0 or P1, which are time shifted by T dco /2. P0 and P1 are obtained by consecutively sampling the integer divider output with the two 0°/180° outputs of the differential DCO. Before sampling, in order to prevent metastability, an automatic control loop adds a regulated delay to the divider output. The remaining bits of the delay control, divided into two words a 1 [k] and a 2 [k], switch two scaled banks of nMOS load capacitors of the MUX stage. The additional 3 bits allow overlapping the sub-characteristics even in the presence of PVT variations. Automatic adaptation of the sub-characteristic gain is performed by the correlation algorithm shown in Fig. 5.1.1 . The source-coupled logic circuit used in the delay stage reduces supply sensitivity, while the dynamic logic circuit in the integer divider saves power.
The mismatch between P0 and P1, i.e., the delay error Δt with respect to T dco /2, is the main limit of quantization noise cancellation, in this scheme. The digital correlation algorithm in Fig. 5 Fig. 5.1.3 ) corrects for mismatches in the coarse capacitor bank of the delay stage.
The 14b segmented DCO has 4 tuning sub-characteristics. Three scaled banks of capacitors, which are switched by a background frequency control loop, realize the coarsest characteristics. A 5b DAC controlling a MOS varactor implements the finest one. The synthesizer has been fully integrated in 65nm CMOS and it occupies a core area of about 0.22mm 2 (a die micrograph is shown in Fig.  5.1.7) . The measured phase noise spectrum is shown in Fig. 5.1.4 , in the worstcase of fractional spur falling at 100kHz offset (i.e., channel at 100kHz offset from the integer one). The rms jitter (from 3kHz to 30MHz), including random noise and in-band spurs, is about 560fs rms . The 312kHz (i.e., f ref /128) bandwidth optimizes the random noise component of jitter. Measurements have been repeated, with no off-chip regulation of loop parameters, over the fractional synthesized channels from 2962 to 4042MHz in steps of 40MHz and from 3520MHz (integer channel) to 3540MHz with logarithmic frequency spacing (see Fig.  5 .1.5). For fractional channels causing only out-of-band spurs, RMS jitter reduces to 420fs rms . Reference spur is below -72dBc in all cases. The core power consumption (excluding pad driver and crystal oscillator) is 4.5mW, and the majority of the power is used in the controllable delay (49%) and the DCO (38%). This leads to a figure of merit (FoM), defined as the product of the jitter variance by the dissipated power in mW [6] , of -238.3dB, in the worst case. 
